

## PIC $\mu$ C implements CRC-16 algorithm

Lon Glastner, Solutions Cubed, Chilo, CA

Detecting errors in serial data can be paramount in completing an embedded-control design. Determining which algorithm to use for detecting serial-communications errors depends on several factors. Ideally, the method should require minimal hardware and little computational power from your processor and still provide high-level protection against undetected data errors. The cyclic redundancy check (CRC) combines all these factors under one umbrella. A multitude of CRC flavors exists, including the Dow CRC (8 bits), CRC-16, and CRC-CCITT (both 16 bits). The CRC-16 uses a 16-bit shift register and can detect the following error types:

- any cluster of errors within a 16-bit section of data,
- any odd number of errors within the data field,
- all double-bit errors in the data field, and
- most large clusters of errors.

You can characterize the CRC-16 as both a polynomial expression and as a hardware-based shift register (Figure 1). You can implement a CRC-16 in a midrange PIC  $\mu$ C with minimal coding and without additional hardware. Selecting a  $\mu$ C with an on-chip USART, such as the PIC16C63, eases serial communications. This implementation does not focus on the mathematical proof of a CRC-16's error-correcting effectiveness. The CRC algorithm is so effective it's an industry-accepted method for detecting data errors. The heart of a CRC-16 algorithm is a shift register. You generate the shift register by shifting each data bit through the algorithm. In this implementation, the data shifts the most significant bit first, one data byte at a time.

Two temporary registers buffer the data to prevent the shifting from corrupting the data. The shift register comprises two separate 8-bit registers, CRC16\_HI and CRC16\_LO. The most significant bit of CRC16\_HI is the location of Stage 16 (Figure 1). From the figure and Table 1, you can see that the result of XORing the input data bit and the contents of Stage 16 of the shift register determines the effect that new data has on the shift register. If the result is a one, then you must complement the contents of stages 2 and 15 before rotating the new data into the shift register. If the result is a zero, then the new data can rotate immediately into the shift register. Some housekeeping tips can be helpful here. The data transmitter should generate its CRC-16 in the same manner as the data receiver. Also, it's advisable to clean the CRC-16 shift register before rotating the first data bit of the data string into it.

Table 1—XOR truth table		
X	Y	XOR
0	0	0
0	1	1
1	0	1
1	1	0

How does the CRC-16 identify data errors? The simplest method is to attach the shift register to the end of the data string. In this implementation, the CRC16\_HI register should follow the last byte of data sent. The CRC16\_LO register follows the CRC16\_HI register. If the receiving system computes a CRC-16 value from all the data bytes and the attached shift register (CRC16\_HI and CRC16\_LO), then the resulting CRC-16 code is 0000h. Any nonzero result indicates an error in the data. In some systems, an error may occur that results in all zeros being sent as the data and attached CRC-16. This type of error poses as error-free data. In these systems, you can overcome the false indication by complementing the CRC-16 before attaching it to the data string. The CRC-16 shift register generated by attaching the complement is always 800Dh.

The code fragment in Listing 1 generates a CRC-16 shift register on a byte-by-byte basis. You could embed this code within serial-receive and serial-send routines to

provide a powerful error-detection tool. You can easily generate the CRC-16 on the fly, thus minimizing the use of processor resources (DI #2321).

```

;*****
;MAKE_CRC16 - This routine generates a CRC-16 shift register from the data byte sto
;in the DATA_REG register.  DATA_TEMP0 and DATA_TEMP1 are used to buffer the data
;and prevent it from being corrupted by the CRC-16 generation process.
;*****
MAKE_CRC16
    movf    DATA_REG,W
    movwf   DATA_TEMP0
    movlw   '00001000'b
    movwf   NUMBER_BITS
    ;Store data in temporary register
    ;Set counter for 8 data bits
    ;Load counter register
More_Rotates
    movf    DATA_TEMP0,W
    movwf   DATA_TEMP1
    movf    CRC16_HI,W
    xorwf   DATA_TEMP1
    btfss   DATA_TEMP1,7
    goto    No_Xorwf
    ;Move buffered data to 2nd buffer
    ;This register is corrupted with ev
    ;Move upper shift register to worki
    ;XOR shift register with data regis
    ;MSB is XOR of stage16 and input data bit
    movlw   '00000010'b
    xorwf   CRC16_LO
    movlw   '01000000'b
    xorwf   CRC16_HI
    ;Prepare to complement stage2
    ;Complement stage2 of shift registe
    ;Prepare to complement stage15
    ;Complement stage15 of shift regist
No_Xorwf
    rlf     DATA_TEMP0
    rlf     DATA_TEMP1
    rlf     CRC16_LO
    rlf     CRC16_HI
    decfsz  NUMBER_BITS
    goto    More_Rotates
    return
    ;Rotate next data bit into position
    ;Rotate XOR of input into CRC16_LO
    ;Shift CRC16 register
    ;Shift CRC16 register
    ;Count out 8 data bits
    ;Not finished with this data byte
    ;This byte is finished

```